In this paper, we present two studies. The first study constitutes an assessment of the effectiveness of IDDQ (quiescent power supply current) in detecting transistor-level defects for three CMOS logic design styles. This study was carded out by designing, simulating, fabricating, and testing CMOS devices with built-in defects. The second study involves an assessment of IDDQ in a production-type environment and the effect of bum-in on IDDQ levels. This study was carded out in a production facility. The results show that IDDQ testing can detect some types of defects in precharge and pseudo-NMOS circuits but may require partitioning circuitry for the latter.
I. INTRODUCTION
Today, companies such as IBM, FORD and PHILIPS [19] are pursuing the ultimate goal of reaching what Taguchi calls "zero defect" level [3] , commonly known as Six-Sigma. This new quality goal places very tight performance standards on design, manufacturing, and testing.
The testing approaches in-use today are mostly built around voltage-monitoring techniques and mainly based on the stuck-at fault model. Conventional approaches towards meeting the above quality goals are carried out using an aggregate of test methods including; functional testing, environmental stress screening, statistical product monitoring, and other quality assessment programs, the aim of which is to improve fault coverage. Most of these approaches rely on the stuck-at fault model for test generation which unfortunately is not adequate because it does not accurately model common CMOS defects [22] such as gate-oxide shorts and bridging defects. The present stuck-at testing procedure is not capable, by itself, of detecting all typical IC process defects and hence is insufficient to independently improve quality and reliability of electronic modules to the ultimate Six-Sigma level.
One of the new approaches that has been shown to improve fault coverage of CMOS devices is quiescent power supply current (IDDQ) testing [25] 
II. BACKGROUND
This section presents an analysis of CMOS IC defects and their effect on circuit functionality as well as a review of previous work on IDDQ.
II.A. IC Defects and Faults
In this paper, we will use the term defect to mean a deviation from the original design in a manufactured IC that causes a measurable change in a circuit parameter (i.e. voltage, current, timing, etc.). There are global defects that affect a large area of the original wafer, and local defects that affect a much smaller area, such as a single transistor. Cracks or scratches on the wafer, crystalline defects, or major fabrication process errors are examples of global defects. These types of defects usually affect the whole circuit. Local defects, which result from missing or extra material, usually directly affect only a few transistors. In addition the term fault will be used to refer to the effect a defect has on some parameter. When a defect causes an erroneous logic output, it will be called a logic or functional fault. If the defect causes an elevated quiescent power supply current, it will be called an IDDQ fault.
Gate Oxide Shorts
A gate oxide short is a conductive connection through the thin oxide that insulates the gate of a MOSFET transistor from the silicon surface. This conductive connection can be from the gate to the channel (and thus substrate), or to the source or drain diffusion areas (see Figure 1 ). Gate oxide shorts that occur between the gate and drain or the gate and source are usually caused by electrical overstress or electrostatic discharge (EOS/ESD). The reason behind the occurrence of these defects is believed to be the presence of higher electrical fields at the edges of the gate, as opposed to its interior [21] .
Gate oxide shorts that occur in the channel region are usually due to silicon surface defects or gate oxide imperfections caused by contaminants, such as sodium. Since these defects occur randomly in transistors, the large channel area would be more subject to them than the small overlap of the gate over the source or the drain. These contaminants can cause the oxide to be thinner, or can enhance the electrical field in the oxide area. The enhanced field can cause an increase in electrons being injected into the oxide by tunneling, causing an increase in the electrical field. This positive feedback continues until heating causes the oxide to break down, forming a conductive silicon filament [21 ] .
Gate oxide shorts can occur during fabrication or at initial testing, and also after the IC has left the factory. Both [26] . Extra metal or a breakdown in the insulating layer between conducting elements results in transistor nodes being shorted to one another (see Figure 3 ). This is how many intertransistor bridging defects occur during fabrication. A report by Acken [1] found the majority of bridges to be below 500 ohms in resistance, while those with higher resistance were over 50 kilo-ohms. Intertransistor bridging defects will usually result in logic faults, due to the typical low resistance of the bridges. There have been studies of the effects of different resistance values for bridging defects on circuit operation [6] and [18] . Only Figure 5 ). This model includes capacitances between all nodes of the transistor and thus the voltage on one node has an effect on the other nodes through charge sharing. The parasitic diodes formed at the p-n junction of the diffusion area (source or drain) and the substrate also affect the operation of the transistor. For an open in the transistor's source (dl) in Figure 4 , the transistor is connected to the substrate through the parasitic diode. The substrate will be at GND for an n-channel transistor and at Vdd for a p-channel transistor. The time in which this parasitic diode can change the voltage level at the drain when the transistor is on depends on many process parameters [15] . An open gate (d2) in Figure 4 , can be capacitively coupled to the drain, source, or substrate of the transistor, as well as to other signal paths in the circuit. The logic levels on these signal paths could affect the voltage level at the gate. Neglecting external capacitances, the voltage between the drain and source determines the voltage on a floating gate. If the drain to source voltage is less than the threshold voltage, the voltage at the gate is insufficient to cause the transistor to conduct (neglecting subthreshold conduction) [15] .
A floating signal line that is connected to two or more gates (d4) in Figure 4 is affected by the same factors as an open gate. The voltage on both gates will be the same, but the effects may be different. Maly 15] suggests that such a defect can result in: 1) the p-channel transistor on with the n-channel transistor off, 2) the n-channel transistor on with p-channel transistor off, or 3) both transistors on.
An open drain, (d3) in Figure 4 [7] . Consider the behavior of a general FCMOS gate as shown in Figure  6a . A typical FCMOS circuit has a pull-up network, consisting of p-channel transistors, that is responsible for bringing the output F to a logic one (high); and a pull-down network, consisting of n-channel transistors, that is the logic complement of the pull-up network. It is responsible for bringing the output F to a logic zero (low). In steady state and depending on the inputs, the output node of each FCMOS gate is connected to either the power (Vdd) bus, through the p-transistors, or to the Ground (GND) bus, through the n-transistors, but not to both Vdd and GND simultaneously. Therefore, in the steady state, there should be no path between Vdd and GND which entails that there is practically no current flow between Vdd and GND. In actuality there will be some p-n junction leakages, but the current flow should be in the nA range for an FCMOS IC. Thus However, bridging defects are more difficult to detect in pseudo-NMOS because of the continuous path between Vdd and GND. In the case of precharge logic, the precharge and evaluate transistors (see Fig 6) are never asserted at the same time. A defect may or may not be detected depending on the defect type and its location in the precharge logic circuit. In this section we describe the design of an experiment that will qualify the types and locations of defects that may/ may not be detected by IDDQ testing for the above design logic styles. We also describe the design of an experiment to better qualify the use of IDDQ testing in a production type environment. The results of these experiments will be analyzed in section IV.
ing from the defect within that circuit could be monitored in isolation. In addition to a "Vdd" pin, each half-adder required two inputs (A and B), two outputs (Sum and Carry) and a GND connection. The GND was common to all points on the fabricated IC.
The inputs and outputs were shared among the half-adder circuits. This was accomplished by using a transmission gate powered by each half-adder's Vdd (Vddl, Vdd2, etc. in Figure 7 ) as shown in Figure 7 . The transmission gates as well as other supporting circuitry such as input/output buffers are powered by the IC's main Vdd, and not by any half-adder's Vdd. Therefore, only one of the eight half-adders is powered-up at any time so as to ensure no interference between the supporting circuitry and those under test.
III.A. Experiment 1
The goal of this work is to examine the effect that defects have on the quiescent power supply current for design methodologies other than FCMOS. It was decided early on that the circuit to be used to study these effects should be a fairly simple and standard circuit. As a result, we employed a half-adder circuit. This section first details the overall design of the FC-MOS, pseudo-NMOS, and precharge circuits. This is followed by a discussion on the choice of defects that were implemented in the circuits. It should be noted that all circuits were simulated using Spice and were fabricated using MOSIS 2 um n-well CMOS process technology.
Overall Design
The ICs were designed in FCMOS logic, pseudo-NMOS logic, and precharge logic. For each IC design, four copies were fabricated and tested. The ICs were packaged in the MOSIS 40-pin TinyChip pad frame. Each chip contains 24 half-adders (except for the precharge which contains 23) organized into three groups of eight. Within each of these groups, one circuit is defect-free while each of the remaining halfadder circuits contains a single defect. Each halfadder circuit on the IC required a separate power supply so that the quiescent power supply current result-
Built.in Defects
As mentioned earlier, each group of circuits contained one defect-free circuit to use as a benchmark for the defective circuits within that group. The defects implemented are intended to be reflective of the possible defects that could occur, hence, there is roughly one third bridging defects, one third gate oxide shorts, and one third open defects, for a total of 68.
Bridging Defects and Gate Oxide Shorts
The resistance of the bridging defects and gate oxide shorts ranged from negligible resistance to 500 kiloohms. The 500 kilo-ohm resistance was used as a gate oxide short in an FCMOS circuit in order to test the upper limit of detecting an IDDQ defect. The design of a gate oxide short with a given resistance is shown in Figure 8 . For a bridging defect of negligible resistance, the shorted nodes were connected by metal.
Open Defects Figure 9 ) and the A input. A 0.01 picofarad capacitor was placed between the Carry output and the input to the EXOR inverter. These capacitances were used to examine the effect that a large floating connection line would have on the circuit. The capacitors were designed by placing a large square area of metal-one over a larger square area of polysilicon. The capacitance is determined by the area of metalone. The reason for making the polysilicon area larger than the metal one area is to ensure that normal alignment tolerances in fabrication would not affect the capacitor. The 0.1 picofarad capacitor was 2250 Figure 10 ) that was later placed in an environmental-stress chamber, by Standard Environment System-TB/2, where the temperature was cycled over a hundred degrees centigrade range while the chips were being stimulated under voltage stress. The card could be stimulated by the 13-bit address generator
The assumption that the measurements followed a Normal distribution is justified by the Central Limit Theory. The Central Limit Theory states that for a large sample size, the mean of a sample possesses a sampling distribution that is approximately Normal regardless of the probability distribution of the sampled population. For a reasonable approximation, a sample size of 30 is needed [11] , in our case the sample size was 256. The current measurements were taken under the maximum allowed voltage of 6 volts.
The SRAM requires a special testing program. For voltage testing, the well known checkerboard pattern was used. Simply described, the checkerboard algo- which consists of four 4-bit counters (CNTR) running at 4MHz, and four 4-bit buffers (BFR) providing addresses for all of the 16 chips (Figure 10 ). The often wide range of IDDQ values in these tables is partly due to the fact that the defects were placed at different locations in the circuit.
IV. EXPERIMENTAL RESULTS AND ANALYSIS

Bridging Defects
There were nine bridging defects inserted into the FCMOS half-adder design, twelve in the pseudo-NMOS design, and nine in the precharge design. A summary of the testing results is given in Table I . charge circuits. In addition, a direct short between nodes 4 and 5 (see Figure 9 ) was detected by voltage testing in the pseudo-NMOS design. The remainder of the bridging faults in FCMOS and pseudo-NMOS were not detectable with voltage testing due to the high resistance of the bridges. The precharge design had five bridging defects that were detected by voltage testing, three of which were direct shorts and the rest were 60 kilo-ohms. Two of the bridges detected by voltage testing did not cause an elevated power supply current and, thus, were not detected by current testing. Both were bridges between nodes of the nchannel evaluation logic. The reason they did not create an IDDQ fault was due to the fact that the path from Vdd to GND for a precharge design is controlled by the clock. When the clock is low, the pchannel transistor allows the evaluation node to charge to five volts. However, when the clock goes high, the evaluation node is cut off from Vdd and will discharge to zero volts if the n-channel logic, the nchannel transistor that is controlled by the clock, forms a path to GND. Though the two shorts bypassed normally-off transistors, they did not form a continuous path from Vdd to GND and thus did not register an elevated IDDQ.
Gate Oxide Shorts Table II summarizes the results of physical testing on the gate oxide shorts designed into the half-adder circuits. There were six gate oxide shorts implemented in the FCMOS half-adder design, five in pseudo-NMOS, and five in precharge. One of the precharge circuits had a high resistance bridge between the evaluation node 1 and GND that caused an IDDQ fault as well as a logic fault.
Open Defects
There were eight open defects designed in the FC-MOS half-adder design, six in the pseudo-NMOS half-adder design, and eight in the precharge halfBridge and the A input (see Figure 9 ). The effect of this capacitor was to keep transistor N1 completely shut off. The rest of the floating gates defects caused a transistor to partially conduct, thus causing an elevated current with at least one of the four input patterns.
All of the open defects in the pseudo-NMOS circuits were detected by both current testing and voltage testing. The open sources caused IDDQ faults, detected not by an increase but by a decrease in the power supply current. Three of the four possible input patterns for the pseudo-NMOS half-adders caused a normal quiescent power supply current of approximately 250 micro-amps. However, the open source defects caused the normal path from Vdd to GND to be broken which resulted in a faulty nanoamp IDDQ. The floating gate defects for the pseudo-NMOS design all caused increased IDDQ.
All of the half-adder circuits for the precharge design with floating gates caused IDDQ faults, in addition to logic faults. All of the circuits with open source defects caused logic faults. The above current ranges may be considered high for a CMOS chip and it can be argued that such high current may in fact mask out small current variations that may be indicative of a defect. This "high" quiescent current was ascribed to the sense amplifiers and other non-CMOS circuitry that inherently consume more current. To magnify the effect of a fault, new data was generated by finding the difference between some measurement cycles. The All SRAMs were tested at 5 volts and also at 7 volts. An overall summary of the logic and current results of both NAND/SRAM chips is found in Table X . The signature of a SRAM chip consists of the four main measurement cycles: write-0, read-0, write-l, read-1 which are superimposed on each other, and another four cycles that were generated by taking the difference of two main cycles. In several cases, abnormal current values where discovered only when the difference between two main cycles was found, even though the mean of every cycle was within normal range. Examples of SRAM IDDQ response are presented in figures 13 and 14. Figure 13 clearly depicts many current spikes in the difference r0-w0 cycles peaking at 25 mA. Also, figure 14 demonstrates similar properties where the faulty response is distinctly different from the fault-free response. As a reminder, each plot consists of 8192 current measurements per cycle as described earlier.
Burn-in results
As discussed earlier, a special card was designed and an environmental stress chamber was programmed to thermally stress the chips. In addition, extra circuitry provided stimuli to the chips. After this stressing effort, both the logic and current tests were repeated. In this study, the effect of burn-in on IDDQ response was examined. The current response recorded before and after burn-in, performed on fault free SRAM/NAND chips, showed burn-in stress to have a minimal effect on IDDQ response. The current response appeared to be shifted upwards or downwards within 10 microamperes but still preserved its normal pre-burn-in response. An exception to the above observation was the case with one NAND. 13 An example of a faulty SRAM chip detected from the difference of (Io Iwo) data. It was shown (see Table X Experimentation with the effect of burn-in stressing showed no significant effect on the current signature. However, it did affect the consistency of the test results where some chips experienced bake-recovery and seemed to pass the logic test while failing the current test. The aim of this study was to simply assess the effect of bum-in on current signatures. Due to the relatively small sample of chips used, this study cannot be used to establish IDDQ'S ability in replacing burn-in as a screen of latent defects. Furthermore, such studies would have to include latenttype defects that are usually detected by burn-in. It is postulated, however, that with a bigger sample size and latent defect induction, IDDQ testing can assess, and may in special cases substitute for, burn-in for detecting reliability defects.
IDDQ TESTING EXPERIMENTS
